Guides — RTL Studio

Start here

Verilog simulation

Browser Verilator / SystemVerilog sim, $dumpfile / $dumpvars, VCD waveforms, and empty-wave FAQ.
Yosys synthesis

In-tab Yosys mapping on Free, SkyWater sky130 on Pro, netlist viewers, and honest tapeout limits.

Video tutorial

Walk through RTL Studio in the browser — edit, lint, simulate, and view waveforms — then follow the written guides below.

Watch on YouTube · @verilog

How-to pages for RTL Studio’s in-browser HDL workflows. These guides are crawlable HTML (no IDE shell) — open the app when you are ready to run a flow.

Simulation

Verilog & SystemVerilog simulation in the browser — Verilator (and related engines), $dumpfile / $dumpvars, VCD waveforms, and a quick FAQ.

Synthesis

Yosys synthesis in the browser — generic mapping on Free, SkyWater sky130 on Pro, netlist viewers, and limits vs tapeout flows.